josh/nexys2
1
0 Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

first attempt, doesn't seem to work well

Browse Source 
git-svn-id: svn://anubis/nexys2@3 75d2ff46-95cb-4c49-a3ed-7201f6c6b742
This commit is contained in:
josh committed 2008-06-06 00:50:28 +00:00
1 parent 0e71461c2b
commit 988d85da2c
5 files changed
+500 -26
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

joshs_svga_controller/joshs_svga_controller.restore
+206 -26
View File
@@ -835,13 +835,17 @@ proc restore { { project_dir "" } } {
RestoreProjectSettings $iProjHelper $project_settings
} "A problem occured while restoring project settings."
set user_files {}
set user_files {
"joshs_svga_controller.vhd"
"main.vhd"
"nexys2.ucf"}
HandleException {
AddUserFiles $iProjHelper $user_files
} "A problem occured while restoring user files."
set imported_files {}
set imported_files {
"main_guide.ncd"}
set origination 2
@@ -851,12 +855,13 @@ proc restore { { project_dir "" } } {
set process_props {
"A" "" "" "" "PROPEXT_SynthMultStyle_virtex2" "Auto"
"A" "" "" "" "PROPEXT_xilxBitgCfg_DCIUpdateMode_spartan3" "As Required"
"A" "" "" "" "PROPEXT_xilxBitgCfg_Rate_spartan3e" "Default (1)"
"A" "" "" "" "PROPEXT_xilxMapGenInputK_virtex2" "4"
"A" "" "" "" "PROPEXT_xilxSynthAddBufg_spartan3e" "24"
"A" "" "" "" "PROPEXT_xilxSynthMaxFanout_virtex2" "500"
"A" "" "" "" "PROP_AutoGenFile" "false"
"A" "" "" "" "PROP_BehavioralSimTop" ""
"A" "" "" "" "PROP_BehavioralSimTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_CPLDFitkeepio" "false"
"A" "" "" "" "PROP_CompxlibAbelLib" "true"
"A" "" "" "" "PROP_CompxlibCPLDDetLib" "true"
@@ -865,7 +870,11 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_CompxlibOverwriteLib" "Overwrite"
"A" "" "" "" "PROP_CompxlibSimPrimatives" "true"
"A" "" "" "" "PROP_CompxlibXlnxCoreLib" "true"
"A" "" "" "" "PROP_ConstFileAddOption" "true"
"A" "" "" "" "PROP_ConstFileName" ""
"A" "" "" "" "PROP_CorgenRegenCore" "Under Current Project Setting"
"A" "" "" "" "PROP_CurrentFloorplanFile" ""
"A" "" "" "" "PROP_DefaultTBName" "Default"
"A" "" "" "" "PROP_DesignName" "joshs_svga_controller"
"A" "" "" "" "PROP_Dummy" "dum1"
"A" "" "" "" "PROP_EnableWYSIWYG" "None"
@@ -875,18 +884,31 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_FitterReportFormat" "HTML"
"A" "" "" "" "PROP_FlowDebugLevel" "0"
"A" "" "" "" "PROP_FunctionBlockInputLimit" "38"
"A" "" "" "" "PROP_HierarchicalProjectType" "N/A"
"A" "" "" "" "PROP_ISimLibSearchOrderFile" ""
"A" "" "" "" "PROP_ISimOtherCompilerOptions_behav" ""
"A" "" "" "" "PROP_ISimOtherCompilerOptions_par" ""
"A" "" "" "" "PROP_ISimSDFTimingToBeRead" "Setup Time"
"A" "" "" "" "PROP_ISimSpecifyDefMacroAndValueChkSyntax" ""
"A" "" "" "" "PROP_ISimSpecifySearchDirectoryChkSyntax" ""
"A" "" "" "" "PROP_ISimUseCustomCompilationOrder" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_behav_tb" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_behav_tbw" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_gen_tbw" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_launch" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_par_tb" "false"
"A" "" "" "" "PROP_ISimUseCustomSimCmdFile_par_tbw" "false"
"A" "" "" "" "PROP_ISimUutInstName" "UUT"
"A" "" "" "" "PROP_ImpactProjectFile" "Default"
"A" "" "" "" "PROP_LastAppliedGoal" "Balanced"
"A" "" "" "" "PROP_LastAppliedStrategy" "Xilinx Default (unlocked)"
"A" "" "" "" "PROP_LastUnlockStatus" "false"
"A" "" "" "" "PROP_LoadPostTrceTSIFile" "false"
"A" "" "" "" "PROP_MSimSDFTimingToBeRead" "Setup Time"
"A" "" "" "" "PROP_MapGlobalOptimization" "false"
"A" "" "" "" "PROP_ModelSimUseConfigName" "false"
"A" "" "" "" "PROP_OverwriteSym" "false"
"A" "" "" "" "PROP_Parse_Edif_Module" "false"
"A" "" "" "" "PROP_Parse_Target" "synthesis"
"A" "" "" "" "PROP_PartitionCreateDelete" ""
"A" "" "" "" "PROP_PartitionForcePlacement" ""
@@ -894,41 +916,103 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_PartitionForceTranslate" ""
"A" "" "" "" "PROP_PlsClockEnable" "true"
"A" "" "" "" "PROP_PostFitSimTop" ""
"A" "" "" "" "PROP_PostMapSimTop" ""
"A" "" "" "" "PROP_PostParSimTop" ""
"A" "" "" "" "PROP_PostSynthSimTop" ""
"A" "" "" "" "PROP_PostMapSimTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_PostParSimTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_PostSynthSimTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_PostTrceFastPath" "false"
"A" "" "" "" "PROP_PostTrceGenDatasheet" "true"
"A" "" "" "" "PROP_PostTrceGenTimegroups" "false"
"A" "" "" "" "PROP_PostXlateSimTop" ""
"A" "" "" "" "PROP_PostXlateSimTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_PreTrceFastPath" "false"
"A" "" "" "" "PROP_PreTrceGenDatasheet" "true"
"A" "" "" "" "PROP_PreTrceGenTimegroups" "false"
"A" "" "" "" "PROP_PreTrceTSIFile" ""
"A" "" "" "" "PROP_PrecAddIOPads" "true"
"A" "" "" "" "PROP_PrecAdvFsmOptimization" "true"
"A" "" "" "" "PROP_PrecArrayBoundsCheck" "false"
"A" "" "" "" "PROP_PrecCreateUcfFromRtlConstraints" "false"
"A" "" "" "" "PROP_PrecEdif" "true"
"A" "" "" "" "PROP_PrecFsmEncoding" "Auto"
"A" "" "" "" "PROP_PrecFullCase" "false"
"A" "" "" "" "PROP_PrecInputSdcFile" ""
"A" "" "" "" "PROP_PrecOutputFileBase" ""
"A" "" "" "" "PROP_PrecParallelCase" "false"
"A" "" "" "" "PROP_PrecResourceSharing" "true"
"A" "" "" "" "PROP_PrecRptCriticalPaths" "true"
"A" "" "" "" "PROP_PrecRptMissingConstraints" "false"
"A" "" "" "" "PROP_PrecRptTimingSummary" "true"
"A" "" "" "" "PROP_PrecRptTimingViolations" "true"
"A" "" "" "" "PROP_PrecRptclockFreq" "true"
"A" "" "" "" "PROP_PrecRunRetiming" "false"
"A" "" "" "" "PROP_PrecShowClockDomainCrossing" "false"
"A" "" "" "" "PROP_PrecShowNetFanOut" "true"
"A" "" "" "" "PROP_PrecTranSetResetToLatches" "true"
"A" "" "" "" "PROP_PrecUseSafeFsm" "false"
"A" "" "" "" "PROP_PrecVerilog" "false"
"A" "" "" "" "PROP_PrecVhdl" "false"
"A" "" "" "" "PROP_PrecVhdlSyntax" "VHDL 93"
"A" "" "" "" "PROP_ProjectGeneratorType" "ProjNav"
"A" "" "" "" "PROP_SimDo" "true"
"A" "" "" "" "PROP_SimModelGenerateTestbenchFile" "false"
"A" "" "" "" "PROP_SimModelInsertBuffersPulseSwallow" "false"
"A" "" "" "" "PROP_SimModelOtherNetgenOpts" ""
"A" "" "" "" "PROP_SimModelRetainHierarchy" "true"
"A" "" "" "" "PROP_SimUseCustom_behav" "false"
"A" "" "" "" "PROP_SimUseCustom_launchMSim" "false"
"A" "" "" "" "PROP_SimUseCustom_postMap" "false"
"A" "" "" "" "PROP_SimUseCustom_postPar" "false"
"A" "" "" "" "PROP_SimUseCustom_postXlate" "false"
"A" "" "" "" "PROP_SimUserCompileList_launchMSim" ""
"A" "" "" "" "PROP_StartImpView" ""
"A" "" "" "" "PROP_StopImpView" "AbstractSynthesis"
"A" "" "" "" "PROP_SynthCaseImplStyle" "None"
"A" "" "" "" "PROP_SynthDecoderExtract" "true"
"A" "" "" "" "PROP_SynthDisableIOInsertion" "false"
"A" "" "" "" "PROP_SynthEncoderExtract" "Yes"
"A" "" "" "" "PROP_SynthEnumEncoding" "default"
"A" "" "" "" "PROP_SynthExtractMux" "Yes"
"A" "" "" "" "PROP_SynthExtractRAM" "true"
"A" "" "" "" "PROP_SynthExtractROM" "true"
"A" "" "" "" "PROP_SynthFanout" "100"
"A" "" "" "" "PROP_SynthFsmEncode" "Auto"
"A" "" "" "" "PROP_SynthLogicalShifterExtract" "true"
"A" "" "" "" "PROP_SynthModular" "false"
"A" "" "" "" "PROP_SynthNumCriticalPaths" "0"
"A" "" "" "" "PROP_SynthNumStartEndPoints" "0"
"A" "" "" "" "PROP_SynthOpt" "Speed"
"A" "" "" "" "PROP_SynthOptEffort" "Normal"
"A" "" "" "" "PROP_SynthPipelining" "true"
"A" "" "" "" "PROP_SynthProcBound" "true"
"A" "" "" "" "PROP_SynthResSharing" "true"
"A" "" "" "" "PROP_SynthResourceSharing" "true"
"A" "" "" "" "PROP_SynthRetiming" "false"
"A" "" "" "" "PROP_SynthShiftRegExtract" "true"
"A" "" "" "" "PROP_SynthTop" ""
"A" "" "" "" "PROP_SynthSymbolicFsm" "true"
"A" "" "" "" "PROP_SynthTop" "Architecture|main|Behavioral"
"A" "" "" "" "PROP_SynthUseFsmExplorerData" "false"
"A" "" "" "" "PROP_SynthXORCollapse" "true"
"A" "" "" "" "PROP_ToolPathChipscope" ""
"A" "" "" "" "PROP_ToolPathLeonardoSpectrum" ""
"A" "" "" "" "PROP_ToolPathModelSim" ""
"A" "" "" "" "PROP_ToolPathPrecision" ""
"A" "" "" "" "PROP_ToolPathSynplify" ""
"A" "" "" "" "PROP_ToolPathSynplifyPro" ""
"A" "" "" "" "PROP_Top_Level_Module_Type" "HDL"
"A" "" "" "" "PROP_UseDataGate" "true"
"A" "" "" "" "PROP_UseSmartGuide" "false"
"A" "" "" "" "PROP_UserBrowsedStrategyFiles" ""
"A" "" "" "" "PROP_UserConstraintEditorPreference" "Constraints Editor"
"A" "" "" "" "PROP_UserEditorCustomSetting" ""C:/Program Files/Vim/vim71/gvim.exe" --remote-tab-silent "$1""
"A" "" "" "" "PROP_UserEditorPreference" "Custom"
"A" "" "" "" "PROP_Verilog2001" "true"
"A" "" "" "" "PROP_VirtexSynthAutoConstrain" "true"
"A" "" "" "" "PROP_WriteVHDLNetlist" "false"
"A" "" "" "" "PROP_WriteVendorConstFile" "true"
"A" "" "" "" "PROP_WriteVerilogNetlist" "false"
"A" "" "" "" "PROP_XPORTInpFileName" ""
"A" "" "" "" "PROP_XPORTInpFileType" "ABEL"
"A" "" "" "" "PROP_XPORTOutFileType" "VHDL"
"A" "" "" "" "PROP_XPORTlistInpFiles" "false"
"A" "" "" "" "PROP_XPowerOptInputTclScript" ""
"A" "" "" "" "PROP_XPowerOptLoadPCFFile" "Default"
"A" "" "" "" "PROP_XPowerOptLoadVCDFile" "Default"
@@ -937,6 +1021,14 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_XPowerOptVerboseRpt" "false"
"A" "" "" "" "PROP_XPowerOtherXPowerOpts" ""
"A" "" "" "" "PROP_XplorerMode" "Off"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq0" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq1" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq2" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq3" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq4" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_keySeq5" "None"
"A" "" "" "" "PROP_bitgen_Encrypt_startCBC" ""
"A" "" "" "" "PROP_bitgen_Encrypt_startKey" "None"
"A" "" "" "" "PROP_bitgen_otherCmdLineOptions" ""
"A" "" "" "" "PROP_cpldBestFit" "false"
"A" "" "" "" "PROP_cpldfitHDLeqStyle" "Source"
@@ -944,6 +1036,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_fitGenSimModel" "false"
"A" "" "" "" "PROP_hprep6_autosig" "false"
"A" "" "" "" "PROP_hprep6_otherCmdLineOptions" ""
"A" "" "" "" "PROP_ibiswriterGeneratePackageParasitics" "false"
"A" "" "" "" "PROP_ibiswriterShowAllModels" "false"
"A" "" "" "" "PROP_isimCompileForHdlDebug" "true"
"A" "" "" "" "PROP_isimIncreCompilation" "true"
@@ -952,12 +1045,16 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_isimValueRangeCheck" "false"
"A" "" "" "" "PROP_lockPinsUcfFile" ""
"A" "" "" "" "PROP_mapIgnoreTimingConstraints" "false"
"A" "" "" "" "PROP_mapTimingAnalyzerLoadDesign" "true"
"A" "" "" "" "PROP_mapUseRLOCConstraints" "true"
"A" "" "" "" "PROP_map_otherCmdLineOptions" ""
"A" "" "" "" "PROP_mpprRsltToCopy" ""
"A" "" "" "" "PROP_mpprViewPadRptsForAllRslt" "true"
"A" "" "" "" "PROP_mpprViewParRptsForAllRslt" "true"
"A" "" "" "" "PROP_ngdbuildUseLOCConstraints" "true"
"A" "" "" "" "PROP_ngdbuild_otherCmdLineOptions" ""
"A" "" "" "" "PROP_parIgnoreTimingConstraints" "false"
"A" "" "" "" "PROP_parTimingAnalyzerLoadDesign" "true"
"A" "" "" "" "PROP_parUseTimingConstraints" "true"
"A" "" "" "" "PROP_par_otherCmdLineOptions" ""
"A" "" "" "" "PROP_primeCorrelateOutput" "false"
@@ -965,6 +1062,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_primeTopLevelModule" ""
"A" "" "" "" "PROP_primetimeBlockRamData" ""
"A" "" "" "" "PROP_taengine_otherCmdLineOptions" ""
"A" "" "" "" "PROP_usedsp48" "Auto"
"A" "" "" "" "PROP_xcpldFitDesInit" "Low"
"A" "" "" "" "PROP_xcpldFitDesInputLmt_xbr" "32"
"A" "" "" "" "PROP_xcpldFitDesMultiLogicOpt" "true"
@@ -979,7 +1077,9 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xcpldUseGlobalOutputEnables" "true"
"A" "" "" "" "PROP_xcpldUseGlobalSetReset" "true"
"A" "" "" "" "PROP_xcpldUseLocConst" "Always"
"A" "" "" "" "PROP_xilxBitgCfg_Clk" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_Code" "0xFFFFFFFF"
"A" "" "" "" "PROP_xilxBitgCfg_DCMBandgap" "false"
"A" "" "" "" "PROP_xilxBitgCfg_DCMShutdown" "false"
"A" "" "" "" "PROP_xilxBitgCfg_Done" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_ASCIIFile" "false"
@@ -988,10 +1088,18 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_Compress" "false"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_DRC" "true"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_EnableCRC" "true"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_GClkDel0" "11111"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_GClkDel1" "11111"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_GClkDel2" "11111"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_GClkDel3" "11111"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_IEEE1532File" "false"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_IEEE1532File_xbr" "false"
"A" "" "" "" "PROP_xilxBitgCfg_GenOpt_ReadBack" "false"
"A" "" "" "" "PROP_xilxBitgCfg_M0" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_M1" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_M2" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_Pgm" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_PwrDown" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_TCK" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_TDI" "Pull Up"
"A" "" "" "" "PROP_xilxBitgCfg_TDO" "Pull Up"
@@ -1002,7 +1110,9 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xilxBitgStart_Clk_Done" "Default (4)"
"A" "" "" "" "PROP_xilxBitgStart_Clk_DriveDone" "false"
"A" "" "" "" "PROP_xilxBitgStart_Clk_EnOut" "Default (5)"
"A" "" "" "" "PROP_xilxBitgStart_Clk_MatchCycle" "Auto"
"A" "" "" "" "PROP_xilxBitgStart_Clk_RelDLL" "Default (NoWait)"
"A" "" "" "" "PROP_xilxBitgStart_Clk_RelSet" "Default (6)"
"A" "" "" "" "PROP_xilxBitgStart_Clk_WrtEn" "Default (6)"
"A" "" "" "" "PROP_xilxBitgStart_IntDone" "false"
"A" "" "" "" "PROP_xilxMapAllowLogicOpt" "false"
@@ -1045,6 +1155,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xilxSynthRegBalancing" "No"
"A" "" "" "" "PROP_xilxSynthRegDuplication" "true"
"A" "" "" "" "PROP_xilxSynthXORPreserve" "true"
"A" "" "" "" "PROP_xilxTriStateBuffTXMode" "Off"
"A" "" "" "" "PROP_xstAsynToSync" "false"
"A" "" "" "" "PROP_xstAutoBRAMPacking" "false"
"A" "" "" "" "PROP_xstBRAMUtilRatio" "100"
@@ -1052,6 +1163,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xstCase" "Maintain"
"A" "" "" "" "PROP_xstCoresSearchDir" ""
"A" "" "" "" "PROP_xstCrossClockAnalysis" "false"
"A" "" "" "" "PROP_xstDSPUtilRatio" "100"
"A" "" "" "" "PROP_xstEquivRegRemoval" "true"
"A" "" "" "" "PROP_xstFsmStyle" "LUT"
"A" "" "" "" "PROP_xstGenerateRTLNetlist" "Yes"
@@ -1065,6 +1177,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xstReadCores" "true"
"A" "" "" "" "PROP_xstSlicePacking" "true"
"A" "" "" "" "PROP_xstSliceUtilRatio" "100"
"A" "" "" "" "PROP_xstTristate2Logic" "Yes"
"A" "" "" "" "PROP_xstUseClockEnable" "Yes"
"A" "" "" "" "PROP_xstUseSyncReset" "Yes"
"A" "" "" "" "PROP_xstUseSyncSet" "Yes"
@@ -1076,6 +1189,7 @@ proc restore { { project_dir "" } } {
"A" "" "" "" "PROP_xstWorkDir" "./xst"
"A" "" "" "" "PROP_xstWriteTimingConstraints" "false"
"A" "" "" "" "PROP_xst_otherCmdLineOptions" ""
"A" "" "" "PROP_SteCreatedBy" "PROP_SteCreatedBy" ""
"A" "AutoGeneratedView" "VIEW_AnnotatedPreSimulation" "" "PROP_ISimIncreCompilation" "true"
"A" "AutoGeneratedView" "VIEW_AnnotatedPreSimulation" "" "PROP_ISimSpecifyDefMacroAndValue" ""
"A" "AutoGeneratedView" "VIEW_AnnotatedPreSimulation" "" "PROP_ISimSpecifySearchDirectory" ""
@@ -1110,12 +1224,15 @@ proc restore { { project_dir "" } } {
"A" "AutoGeneratedView" "VIEW_TBWPreSimulation" "" "PROP_TopDesignUnit" ""
"A" "AutoGeneratedView" "VIEW_XSTPreSynthesis" "" "PROP_TopDesignUnit" ""
"A" "AutoGeneratedView" "VIEW_XSTPreSynthesis" "" "PROP_xstVeriIncludeDir" ""
"B" "" "" "" "PROPEXT_SynthFrequencySyn_virtex" "0.0"
"B" "" "" "" "PROP_AceActiveName" ""
"B" "" "" "" "PROP_DevFamily" "Spartan3E"
"B" "" "" "" "PROP_FitterOptimization_xpla3" "Density"
"B" "" "" "" "PROP_ISimCustomCompilationOrderFile" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_behav_tb" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_behav_tbw" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_gen_tbw" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_launch" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_par_tb" ""
"B" "" "" "" "PROP_ISimCustomSimCmdFileName_par_tbw" ""
"B" "" "" "" "PROP_ISimGenVCDFile_par_tb" "false"
@@ -1129,20 +1246,58 @@ proc restore { { project_dir "" } } {
"B" "" "" "" "PROP_ISimStoreAllSignalTransitions_par_tb" "false"
"B" "" "" "" "PROP_ISimStoreAllSignalTransitions_par_tbw" "false"
"B" "" "" "" "PROP_MapEffortLevel" "Medium"
"B" "" "" "" "PROP_MapEquivalentRegisterRemoval" "true"
"B" "" "" "" "PROP_MapLogicOptimization" "false"
"B" "" "" "" "PROP_MapPlacerCostTable" "1"
"B" "" "" "" "PROP_MapPowerReduction" "false"
"B" "" "" "" "PROP_MapRegDuplication" "false"
"B" "" "" "" "PROP_MapRetiming" "false"
"B" "" "" "" "PROP_ModelSimConfigName" "Default"
"B" "" "" "" "PROP_ModelSimDataWin" "false"
"B" "" "" "" "PROP_ModelSimListWin" "false"
"B" "" "" "" "PROP_ModelSimProcWin" "false"
"B" "" "" "" "PROP_ModelSimSignalWin" "true"
"B" "" "" "" "PROP_ModelSimSimRes" "Default (1 ps)"
"B" "" "" "" "PROP_ModelSimSimRunTime_tb" "1000ns"
"B" "" "" "" "PROP_ModelSimSimRunTime_tbw" "1000ns"
"B" "" "" "" "PROP_ModelSimSourceWin" "false"
"B" "" "" "" "PROP_ModelSimStructWin" "true"
"B" "" "" "" "PROP_ModelSimUutInstName_postMap" "UUT"
"B" "" "" "" "PROP_ModelSimUutInstName_postPar" "UUT"
"B" "" "" "" "PROP_ModelSimVarsWin" "false"
"B" "" "" "" "PROP_ModelSimWaveWin" "true"
"B" "" "" "" "PROP_PrecNumOfCriticalPaths" "1"
"B" "" "" "" "PROP_PrecNumOfSumPaths" "10"
"B" "" "" "" "PROP_SimCustom_behav" ""
"B" "" "" "" "PROP_SimCustom_launchMSim" ""
"B" "" "" "" "PROP_SimCustom_postMap" ""
"B" "" "" "" "PROP_SimCustom_postPar" ""
"B" "" "" "" "PROP_SimCustom_postXlate" ""
"B" "" "" "" "PROP_SimGenVcdFile" "false"
"B" "" "" "" "PROP_SimModelRenTopLevInstTo" "UUT"
"B" "" "" "" "PROP_SimSyntax" "93"
"B" "" "" "" "PROP_SimUseExpDeclOnly" "true"
"B" "" "" "" "PROP_SimUserCompileList_behav" ""
"B" "" "" "" "PROP_Simulator" "ISE Simulator (VHDL/Verilog)"
"B" "" "" "" "PROP_SmartGuideFileName" "_guide.ncd"
"B" "" "" "" "PROP_SmartGuideFileName" "main_guide.ncd"
"B" "" "" "" "PROP_SynthConstraintsFile" ""
"B" "" "" "" "PROP_SynthMuxStyle" "Auto"
"B" "" "" "" "PROP_SynthRAMStyle" "Auto"
"B" "" "" "" "PROP_XPowerOptAdvancedVerboseRpt" "false"
"B" "" "" "" "PROP_XPowerOptMaxNumberLines" "1000"
"B" "" "" "" "PROP_XplorerEnableRetiming" "true"
"B" "" "" "" "PROP_XplorerNumIterations" "7"
"B" "" "" "" "PROP_XplorerOtherCmdLineOptions" ""
"B" "" "" "" "PROP_XplorerRunType" "Yes"
"B" "" "" "" "PROP_XplorerWarnToBackup" "true"
"B" "" "" "" "PROP_bitgen_Encrypt_Encrypt" "false"
"B" "" "" "" "PROP_impactBaud" "None"
"B" "" "" "" "PROP_impactConfigFileName" ""
"B" "" "" "" "PROP_impactConfigMode" "None"
"B" "" "" "" "PROP_impactPort" "Auto - default"
"B" "" "" "" "PROP_mapTimingMode" "Non Timing Driven"
"B" "" "" "" "PROP_mpprViewPadRptForSelRslt" ""
"B" "" "" "" "PROP_mpprViewParRptForSelRslt" ""
"B" "" "" "" "PROP_parGenAsyDlyRpt" "false"
"B" "" "" "" "PROP_parGenClkRegionRpt" "false"
"B" "" "" "" "PROP_parGenSimModel" "false"
@@ -1153,6 +1308,9 @@ proc restore { { project_dir "" } } {
"B" "" "" "" "PROP_parMpprResultsToSave" ""
"B" "" "" "" "PROP_parPowerReduction" "false"
"B" "" "" "" "PROP_parTimingMode" "Performance Evaluation"
"B" "" "" "" "PROP_vcom_otherCmdLineOptions" ""
"B" "" "" "" "PROP_vlog_otherCmdLineOptions" ""
"B" "" "" "" "PROP_vsim_otherCmdLineOptions" ""
"B" "" "" "" "PROP_xcpldFitDesInReg_xbr" "true"
"B" "" "" "" "PROP_xcpldFitDesPtermLmt_xbr" "28"
"B" "" "" "" "PROP_xilxBitgCfg_GenOpt_DbgBitStr" "false"
@@ -1165,10 +1323,12 @@ proc restore { { project_dir "" } } {
"B" "" "" "" "PROP_xstMoveLastFfStage" "true"
"B" "" "" "" "PROP_xstROMStyle" "Auto"
"B" "" "" "" "PROP_xstSafeImplement" "No"
"B" "AutoGeneratedView" "VIEW_Map" "" "PROP_ParSmartGuideFileName" "_guide.ncd"
"B" "AutoGeneratedView" "VIEW_Translation" "" "PROP_MapSmartGuideFileName" "_guide.ncd"
"B" "AutoGeneratedView" "VIEW_Map" "" "PROP_ParSmartGuideFileName" "main_guide.ncd"
"B" "AutoGeneratedView" "VIEW_Translation" "" "PROP_MapSmartGuideFileName" "main_guide.ncd"
"C" "" "" "" "PROP_CompxlibLang" "VHDL"
"C" "" "" "" "PROP_CompxlibSimPath" "Search in Path"
"C" "" "" "" "PROP_CompxlibSmartModels" "false"
"C" "" "" "" "PROP_CompxlibUpdateIniForSmartModel" "false"
"C" "" "" "" "PROP_DevDevice" "xc3s500e"
"C" "" "" "" "PROP_DevFamilyPMName" "spartan3e"
"C" "" "" "" "PROP_ISimSimulationRunTime_behav_tb" "1000 ns"
@@ -1180,19 +1340,39 @@ proc restore { { project_dir "" } } {
"C" "" "" "" "PROP_MapExtraEffort" "None"
"C" "" "" "" "PROP_MapPowerActivityFile" ""
"C" "" "" "" "PROP_SimModelGenMultiHierFile" "false"
"C" "" "" "" "PROP_bitgen_Encrypt_key0" ""
"C" "" "" "" "PROP_bitgen_Encrypt_key1" ""
"C" "" "" "" "PROP_bitgen_Encrypt_key2" ""
"C" "" "" "" "PROP_bitgen_Encrypt_key3" ""
"C" "" "" "" "PROP_bitgen_Encrypt_key4" ""
"C" "" "" "" "PROP_bitgen_Encrypt_key5" ""
"C" "" "" "" "PROP_bitgen_Encrypt_keyFile" ""
"C" "" "" "" "PROP_parPowerActivityFile" ""
"C" "" "" "" "PROP_xilxBitgCfg_GenOpt_ReadBack_virtex2" "false"
"C" "" "" "" "PROP_xilxPARextraEffortLevel" "None"
"D" "" "" "" "PROP_CompxlibUni9000Lib" "true"
"D" "" "" "" "PROP_CompxlibUniSimLib" "true"
"D" "" "" "" "PROP_DevPackage" "fg320"
"D" "" "" "" "PROP_Synthesis_Tool" "XST (VHDL/Verilog)"
"D" "" "" "" "PROP_xilxBitgCfg_GenOpt_LogicAllocFile_virtex2" "false"
"D" "" "" "" "PROP_xilxBitgCfg_GenOpt_MaskFile_virtex2" "false"
"D" "" "" "" "PROP_xilxBitgReadBk_GenBitStr_virtex2" "false"
"E" "" "" "" "PROP_DevSpeed" "-5"
"E" "" "" "" "PROP_PreferredLanguage" "VHDL"
"F" "" "" "" "PROP_ChangeDevSpeed" "-5"
"F" "" "" "" "PROP_HdlTemplateLang" "VHDL"
"F" "" "" "" "PROP_SimModelTarget" "VHDL"
"F" "" "" "" "PROP_coregenFuncModelTargetLang" "VHDL"
"F" "" "" "" "PROP_hdlInstTempTargetLang" "VHDL"
"F" "" "" "" "PROP_schFuncModelTargetLang" "VHDL"
"F" "" "" "" "PROP_schInstTempTargetLang" "VHDL"
"F" "" "" "" "PROP_sysgenInstTempTargetLang" "VHDL"
"F" "" "" "" "PROP_tbwTestbenchTargetLang" "VHDL"
"F" "" "" "" "PROP_xawHdlSourceTargetLang" "VHDL"
"F" "" "" "" "PROP_xilxPostTrceSpeed" "-5"
"F" "" "" "" "PROP_xilxPreTrceSpeed" "-5"
"F" "" "" "" "PROP_xmpInstTempTargetLang" "VHDL"
"G" "" "" "" "PROP_HdlTemplateName" "joshs_svga_controller.vhd"
"G" "" "" "" "PROP_SimModelAutoInsertGlblModuleInNetlist" "true"
"G" "" "" "" "PROP_SimModelGenArchOnly" "false"
"G" "" "" "" "PROP_SimModelIncSdfAnnInVerilogFile" "true"
@@ -1203,24 +1383,24 @@ proc restore { { project_dir "" } } {
"G" "" "" "" "PROP_SimModelOutputExtIdent" "false"
"G" "" "" "" "PROP_SimModelRenTopLevArchTo" "Structure"
"G" "" "" "" "PROP_SimModelRenTopLevMod" ""
"G" "" "" "" "PROP_bencherPostMapTestbenchName" ""
"G" "" "" "" "PROP_bencherPostParTestbenchName" ""
"G" "" "" "" "PROP_bencherPostXlateTestbenchName" ""
"G" "" "" "" "PROP_netgenPostMapSimModelName" "_map.vhd"
"G" "" "" "" "PROP_netgenPostParSimModelName" "_timesim.vhd"
"G" "" "" "" "PROP_netgenPostSynthesisSimModelName" "_synthesis.vhd"
"G" "" "" "" "PROP_netgenPostXlateSimModelName" "_translate.vhd"
"G" "AutoGeneratedView" "VIEW_Map" "" "PROP_PostMapSimModelName" "_map.vhd"
"G" "AutoGeneratedView" "VIEW_Par" "" "PROP_PostParSimModelName" "_timesim.vhd"
"G" "AutoGeneratedView" "VIEW_Post-MapAbstractSimulation" "" "PROP_tbwPostMapTestbenchName" ""
"G" "AutoGeneratedView" "VIEW_Post-ParAbstractSimulation" "" "PROP_tbwPostParTestbenchName" ""
"G" "AutoGeneratedView" "VIEW_Post-TranslateAbstractSimulation" "" "PROP_tbwPostXlateTestbenchName" ""
"G" "AutoGeneratedView" "VIEW_Structural" "" "PROP_PostSynthesisSimModelName" "_synthesis.vhd"
"G" "AutoGeneratedView" "VIEW_Translation" "" "PROP_PostXlateSimModelName" "_translate.vhd"
"G" "" "" "" "PROP_bencherPostMapTestbenchName" "main.map_vhw"
"G" "" "" "" "PROP_bencherPostParTestbenchName" "main.timesim_vhw"
"G" "" "" "" "PROP_bencherPostXlateTestbenchName" "main.translate_vhw"
"G" "" "" "" "PROP_netgenPostMapSimModelName" "main_map.vhd"
"G" "" "" "" "PROP_netgenPostParSimModelName" "main_timesim.vhd"
"G" "" "" "" "PROP_netgenPostSynthesisSimModelName" "main_synthesis.vhd"
"G" "" "" "" "PROP_netgenPostXlateSimModelName" "main_translate.vhd"
"G" "AutoGeneratedView" "VIEW_Map" "" "PROP_PostMapSimModelName" "main_map.vhd"
"G" "AutoGeneratedView" "VIEW_Par" "" "PROP_PostParSimModelName" "main_timesim.vhd"
"G" "AutoGeneratedView" "VIEW_Post-MapAbstractSimulation" "" "PROP_tbwPostMapTestbenchName" "main.map_vhw"
"G" "AutoGeneratedView" "VIEW_Post-ParAbstractSimulation" "" "PROP_tbwPostParTestbenchName" "main.timesim_vhw"
"G" "AutoGeneratedView" "VIEW_Post-TranslateAbstractSimulation" "" "PROP_tbwPostXlateTestbenchName" "main.translate_vhw"
"G" "AutoGeneratedView" "VIEW_Structural" "" "PROP_PostSynthesisSimModelName" "main_synthesis.vhd"
"G" "AutoGeneratedView" "VIEW_Translation" "" "PROP_PostXlateSimModelName" "main_translate.vhd"
"H" "" "" "" "PROP_SimModelBringOutGsrNetAsAPort" "false"
"H" "" "" "" "PROP_SimModelBringOutGtsNetAsAPort" "false"
"H" "" "" "" "PROP_SimModelPathUsedInSdfAnn" "Default"
"H" "" "" "" "PROP_netgenRenameTopLevEntTo" ""
"H" "" "" "" "PROP_netgenRenameTopLevEntTo" "main"
"I" "" "" "" "PROP_SimModelGsrPortName" "GSR_PORT"
"I" "" "" "" "PROP_SimModelGtsPortName" "GTS_PORT"
"I" "" "" "" "PROP_SimModelRocPulseWidth" "100"